RISC-V ISA simulator
Spike, the RISC-V ISA Simulator, implements a functional model of one or
more RISC-V harts.

Maintainer: Jasper Lievisse Adriaanse <jasper@openbsd.org>

WWW: https://github.com/riscv/riscv-isa-sim
